by a factor of 160. The modified amplifier needs 10 ps for each step compared to 1.66 v, , = 5v
I. INTRODUCTION
INCE a unity-gain amplifier (UGA) can work over a S wider bandwidth as compared to a conventional op amp, high-frequency switched-capacitor filters using unity-gain amplifiers have been explored in recent years [1]- [3] . However, all U G A s used in these SC filters are high-gain op amps with unity-gain feedback, called unitygain buffers (UGB's). Thus the frequency response of such filters is still degraded by the unity-gain frequency and settling behavior of the op amps. Moreover, the accuracies of these filter responses are degraded by parasitic capacitances. The purpose of this work is to develop a new design concept for high-frequency SC filters which uses balanced non-op-amp type UGA's with tunable gain to replace conventional op-amp-based UGB's. The proposed UGA has a normal gain of unity, but it has a greater bandwidth, better settling behavior, smaller chip area, and less transistors than an op-amp-based UGR. The new UGA also has a fully differential balanced configuration that provides high design versatility as well as high immunity to clock-feedthrough noise and power-supply variations [41, [5] . Fig. 1 shows the proposed fully differential amplifier with unity gain. This is a source-coupled input stage with enhancement-mode NMOS transistors as load devices. The differential-mode gain can be expressed as where gJg, , ) is the transconductance of the load (input) NMOS, g,/(g,,) is the output conductance of the load (input) NMOS, ( W / L ) , is the dimension ratio of the input NMOS, p n is the electron surface mobility, C,, is the channel capacitance per unit area, I,, is the drain current of the input NMOS, VDsl is the drain-source voltage of the input NMOS, and A is the equivalent Early-effect factor.
Once unchanged, the output voltage almost retains its original value and does not change with V,,. This means that VDSi is increased, which increases g,, due to the equivalent Early effect, as may be seen from (1). This results in a slight gain increase as shown in Fig. 2 , where the SPICEsimulated differential gain and the upper 3-dB frequency as a function of V,, are shown. It can be seen that the gain A,,n changes quasi-linearly from 0.831 to 1.097 and the upper 3-dB frequency increases up to 262 MHz when V,, changes from -0.9 to -5.0 V. This makes the tuning more effective than that in the conventional op-amp-based UGB whose gain is never greater than 1. When V,, changes from -0.9 to -5.0 V, the dc output voltage VoUt has only a negligible change of 13 mV. Similar to the tuning in a continuous-time filter [6] , the tuning of V,, can be performed automatically. This will be investigated in more detail in the future. Note that the above-described tuning technique is not applicable in an n-well CMOS process where all NMOS's lie on the same p-substrate. As the channel length is scaled down, the body effect is less significant due to charge sharing. This means that the same change of V,, leads to a smaller increase of VDSi. But this effect is somehow offset by the increase of A for shorter channel length. Thus, tuning still could be achieved by changing g,, in (1). Fig. 3 shows the fully differential bilinear SC integrator using the proposed UGA. In this circuit, C, = a.C is the sampling capacitor and C , , = 1/2.(1-a ) . C is the integrating capacitor. The floating integrating capacitor C,,, which also enhances the common-mode rejection, is derived from two integrating capacitors connected in series, each with the capacitance value (1 -a)C. Moreover, C,, represents the top-plate parasitic capacitances of C, and other parasitic capacitances associated with switches and wires connected to that node, and C,, represents the [(l -a ) . C -C,, -Cp2]. But this predistortion could not completely cancel the parasitic effect because of the inaccuracy in extracting Cpl and CP2 as well as the nonlinear parasitic capacitances from switches, which introduce intermodulation distortion. It is also seen from (3) that the coefficient of the transfer function is affected by the deviation of the UGA's gain, which may result from process variations or circuit operation at a higher frequency. The incomplete predistortion of the linear parasitic capacitances and the gain deviation after fabrication can be further compensated by using the gain tuning technique mentioned in Section 11.
FULLY DIFFERENTIAL BILINEAR SC INTEGRATORS

IV. EXPERIMENTAL RESULTS AND DISCUSSIONS
The experimental chip was fabricated by 3.5-pm double-poly p-well CMOS technology. A photomicrograph of the test chip is shown in Fig. 4 . In designing the chip, suitable predistortion was performed.
A. Fully Differential UGA
The simulated and experimental results of the simple unity-gain amplifier shown in Fig. 1 are listed in Table I . With a 2-pF capacitance loading in the UGA, a simulated upper 3-dB frequency higher than 2. 50 MHz and a slew rate faster than 400 V / p s can be obtained. According to the simulation results, both characteristics can be improved with MOS channel length scaling. The price paid for such a high-frequency response and excellent settling behavior is larger power consumption and smaller signal swing. Using the UGA in the filter design, the maximum speed would be limited by the switches.
Since the output drivers have not yet been embedded at the output nodes of the fabricated UGA, it has to drive a heavy capacitance load of approximately 14.9 pF. Thus the measured upper 3-dB frequency is only 47.7 MHz, but it is consistent with the simulated value of 45.4 MHz.
B. Bilinear SC Biquud
An SC high-Q bandpass bilinear biquad with a center frequency fo of 1 MHz, a quality factor Q of 10, a passband gain A of 1, and a sampling frequency f , of 15.9 MHz was designed by using the integrator of Fig. 3 and the UGA of Fig. 1 . The measured frequency responses (both gain and phase) of the fabricated filter are shown in Fig. 5 . The measured performance characteristics of the fabricated SC bandpass biquad are summarized in Table 11 . (lower trace A ) . For the -IO-dB bandwidth from 800 kHz to 1.06 MHz, the total output in-band noise is below 181 pV,,,. The 1% (3%) intermodulation measured at a single-ended output node is shown in Fig. 7(a) (Fig. 7b) ). It is seen that the equivalent maximum output signal is 150 mVrma (220 mV,,,) and the dynamic range is 58 dB (61 dB). The high intermodulation may stem from the unbalanced measurement at a single-ended output node and the imperfect settling of the SC integrator without output driver. The shift of the center frequency in the fabricated SC biquad is about -6.75% as may be seen from Fig. 5 or Table 11 . This small shift occurs even if the predistortion is performed on the chip layout. Thus the shift may result from process variations, incomplete predistortion, asymmetrical layout, and nonlinear parasitic capacitances.
If there exists a little deviation in amplifiers' gains and the unmatched errors on the capacitance ratios after fabrication, the deviated center frequency CL;,, quality factor Q', and passband gain A' can be derived as functions of the actual deviated gain A', and A', and the It can be realized that the errors in the filter response due to gain and capacitance-ratio deviations can be compensated by tuning the amplifiers' gains A', and A', if the tunable UGA's mentioned in Section I1 are used. Since the gains A; and A\ could be tuned from +9.7% to -16.9%, the tunable range of CYO and Q' is in the same range as may be realized from (4) and (5). The tuning could cover the above-mentioned -6.75% shift in the A H F three-order elliptic SC bilinear ladder filter with a pass frequency f , of 1 MHz, a stop frequency f s of 2.281 MHz, a passband attenuation A,,, of 0.177 dB, and a stopband attenuation Amin of 30.41 dB was designed by the UGA and the bilinear integrator. The measured frequency response of the fabricated filter is shown in Fig. 8 . Note that the sharp attenuation in the stopband indicates the effect of the transmission zero. However, the lower trace B indicates that the passband peak is 2.57 dB and the passband ripple is 0.81 dB. The gain deviation is mainly caused by the deviated capacitance ratios due to process variation or incomplete predistortion, as may be seen in (6). The higher ripple appearing nearly at the passband edge is mostly due to the degraded frequency response of the third UGA A,, which must drive heavy output bounding-pad capacitances because there is no output driver embedded. The since the even-order harmonic distortions could be effectively eliminated.
The noise spectrum (lower trace B ) obtained by grounding the filter inputs, compared to the transmission characteristic (upper trace A ) , is shown in Fig. 10 The total in-band noise including the signal feedthrough (from 1 kHz t o 1 MHz) is below 122 ,uV,,,. The maximum dynamic range is still over 62 dB.
V. CONCLUSIONS A fully differential simple H F UGA with tunable gain is proposed and applied to the design of H F bilinear SC circuits. The H F bilinear SC filters designed by the proposed simple non-op-amp-based UGA's were fabricated in 3.5-ym CMOS technology. It is shown from the mea- sured results that the filtering can be performed successfully over the megahertz range with a reasonable accuracy before tuning.
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The authors would like to thank the Associate Editor, Prof. A. A. Abidi, and the reviewers for their valuablc suggestions during the preparation of the manuscript. [31 measured performance parameters of the fabricated lowpass filter are summarized in Table 111 . The measured total harmonic distortion (THD) at a single-ended output node for a single (unbalanced) input signal is shown in Fig. 9 , which strays below 1% up to only 0.6 VP-,. This phenomenon might result from the smaller signal swing of the UGA and the single-ended measurement. If the THD could be measured in the balanced output ports for a balanced input, its value would be much smaller than that measured at a single-ended node
